Keywords: multilayer MoS2, fully encapsulated Al2O3, transistor, field effect mobility Abstract. A fully encapsulated Al2O3 dielectric is developed to improve device performance in multilayer MoS2 transistors. Compared with bottom gated MoS2 field effect transistors, top gated transistor with top Al2O3 dielectric layer and bottom Al2O3 passivation layer shows great electrical property improvement with an on-off current ratio of 2×10 5 , a threshold voltage of 0.5 V, a subthreshold swing of 120 mV/dec and a high field effect mobility of 79 cm 2 V −1 s −1 , which are ascribed to optimized device structure as top gate/Al2O3/MoS2/Al2O3/SiO2/Si. Low threshold voltage and high field effect mobility are propitious to low power consumption solid-state electrons.
Introduction
Molybdenum disulfide (MoS2) is one of the most promising 2D materials for electronic switching, due to its relatively high intrinsic electron mobility and thickness dependent band gap ranging from 1.2 to 1.8 eV [1] . MoS2 based field-effect transistors (FETs) have received tremendous attention because they provides a way to miniaturize the device into an atomic scale to reduce the dimension and the power consumption [2] . Radisavljevic et al. fabricated single layer MoS2 FETs, which exhibited high current on-off ratio with 10 8 and low subthreshold gate voltage swing with 70 mV/dec [3] . Xie et al. prepared monolayer MoS2 transistors, when channel length is above 9 nm, devices are free of short channel effects with current on-off ratio above 4.5×10 7 , and field effect mobility larger than 30 cm 2 V −1 s −1 [4] . However, the complicated process of fabricating single layer MoS2 may significantly limit its compatibility with commercial fabrication. Multilayer MoS2 (ML MoS2) FETs show higher mobility and larger drive current than those of single layer MoS2 FETs, owing to the reduced interaction distance between various interfacial scattering sources and the carriers within the channel, and multiple conducting channels created by field effect [5] . Thus, ML MoS2 can be more attractive for FET application than single layer MoS2. With the successful application of high-κ gate dielectrics in silicon CMOS processing, which are also considered extensively for MoS2 transistors, owing to the reduction of the gate leakage and the enhancement of the gate capacitance density. Further more, high-κ gate dielectrics can also improve device performance by introducing higher carrier density and dielectric screening effects resulting from thin insulators [6] . Hitherto, ML MoS2 transistors with high-κ gate dielectrics are illustrated by many researchers, and these device parameters which can be found for top or bottom gated transistors in literatures are summarized and listed in Table I .
High-κ dielectric caped on multilayer MoS2 surface for bottom gate (BG) FETs [8] and ML MoS2 channel with backside high-κ dielectric for top gate (TG) FETs [18] can increase field effect mobility and improve subthreshold swing. Al2O3 grown by atomic layer deposition (ALD) has been widely utilized in MoS2 FETs, as can be seen from Table I . In this paper, we proposed a novel dielectric construction, fully encapsulated Al2O3 was applied to prepare high performance ML MoS2 FETs. By using 9 nm fully encapsulated Al2O3 as gate insulator and channel back surface passivation layer, a low threshold voltage of 0.5 V and a small forward/backward threshold voltage shift of 0.3 V have been achieved for TG ML MoS2 FET, with an on-off ratio of 2×10 5 , a subthreshold swing of 120 mV/dec, and a high mobility of 79 cm 2 V −1 s −1 . By combining ML MoS2 and fully encapsulated Al2O3, the dimension of the transistors can be further decreased with low power and high performance to realized the route of portable electronics. *L-layer number
Experimental Details
Before device fabrication, 300 nm SiO2 was thermally grown on highly doped p-type Si wafers (resistivity ~ 0.01 Ω • cm) as substrates. An amorphous layer of Al2O3 was firstly deposited on SiO2/Si substrate by an ALD process using trimethylaluminum(TMA) and O2 as a precursor and a reactant, respectively. The deposition temperature was maintained at 180°C and the gas injection schedule for one cycle of deposition was 0.02/15/0.02/10 seconds for the TMA/N2/O2/N2 gases. The deposition was finished after 100 whole cycles, and the resulted thickness was 9 nm as measured by atomic force microscope. ML MoS2 flakes were then mechanically exfoliated from bulk MoS2 crystals and transferred on the substrate. The typical MoS2 flakes thickness studied in this work was about 10-15 layers (7-10 nm). Source/drain regions (50 μm×100 μm) were defined on top of MoS2 flakes using e-beam lithography (EBL, JEOL 6510 with Nanometer Pattern Generation System), Cr (15 nm) and Au (50 nm) were deposited by electron-beam evaporation at room temperature, followed by a metal liftoff. Subsequently, another layer of Al2O3 film was deposited on device surface as mentioned above, thus the ML MoS2 was fully encapsulated with Al2O3 dielectrics, and Si BG transistors were fabricated. TG MoS2 FETs have also been prepared to enable their practical electronic applications in integrated logic circuits, because bottom gate is a common gate, which can not individually control each transistors on wafer. The top gate electrode was defined using second EBL. Ni/Au (15 nm/50 nm) stack was deposited on top Al2O3, followed by a final metal liftoff. The device was then annealed at 200°C in a vacuum tube furnace for 2 hours to remove resist residue and to decrease contact resistance. The thickness of MoS2 and Al2O3 are measured using an AFM (SPM-9500J3, Shimadzu, Japan). Scanning electron microscope (SEM) is applied to define channel length and width. Electrical characterizations are carried out with current-voltage measurements (Keithley, Semiconductor Characterization System 4200-SCS). All measurements are taken in dark and electromagnetic shielding. The bottom gate was grounded in all top gate electrical parameter measurements. Fig. 1(a) illustrates an optical microscope image of the BG ML MoS2 FET. Fig. (b) depicts a 3D-Schematic diagram of the TG ML MoS2 FET. Fig. 1(c) and (d) are SEM images of the fabricated MoS2 FET. Gate length as 3µm is designed on photo mask, the device sizes of most transistors determined by both lithography and the flake shape are about 2 µm and 4-10 µm for the gate length and width, respectively. top Al2O3 passivation layer. An unsaturation behavior of the drain-source current can be observed at high gate bias up to 40V for BG FETs, indicating weak control capability of the gate bias voltage to the MoS2 channel, which can be ascribed to thicker dielectric layer, and intensely pinning of the Fermi level at the MoS2/Al2O3 interface.
Results and Discussion
Transfer characteristics of the BG ML MoS2 FET are depicted in Fig.2(b) . The curves clearly display an n-type behavior with on-off ratio as ~ 10 4 at drain-source voltage VDS @+3 V. The gate-leakage current is lower by half than the off-state current, which indicates that the impact of gate leakage on the electrical characteristics of the BG FETs can be ignored. The threshold voltage (Vth) extracted from the linear extrapolation method through the maximum slope point of the IDS-VBGS curve, is about 19 V, which should be ascribed to the substantial fixed negative charge in the dielectric layer or/and the MoS2/Al2O3 interface, probably resulting from the derivation of the impurity charger during the process of MoS2 flakes transferring and adhering. Subthreshold swing (SS) is higher than V/dec magnitude, which is owing to enormous density of trapping states at the interfaces. A large positive direction shift of Vth drawn from forward/backward transfer curves for the BG FET can be observed, which should be attributed to that the neutral defects capture electron from the channel and become charged, resulting in an increasement of net negative charge density, thus Vth become more positive [22] . Obviously, the Vth and SS for these BG ML MoS2 FETs are not suitable for low power electronics. The field-effect electron mobility was extracted from the liner regime of the transfer curve using the equation , where L is the channel length, W is the channel width, Cox is the capacitance of the SiO2/Al2O3 stack gate dielectric between the channel and the bottom gate per unit area. The calculated μFE of BG ML MoS2 FET is 4.3 cm 2 V −1 s −1 , which is lower than those of bottom gate ML MoS2 FETs reported in Ref.7-13 due to small gate capacitance density supplied by thick stack dielectric layers. To further evaluate the properties of the fully encapsulated Al2O3 for ML MoS2 FETs, top gate transistors were fabricated and measured, because many top gate MoS2 FETs exhibit superior performance than their bottom gate counterparts [6] . Slight current saturation at +2 V drain/source voltage can be seen from Fig.3(a) , and 1.2 μA drain current has been achieved, which is one order of magnitude higher than that of BG ML MoS2 FET mentioned above, and this is important for digital circuit application. Large drain current is arised from high gate capacitance density of the thin dielectric, and increased field effect mobility resulting from improved quality of the channel/dielectric interface by ALD process of Al2O3 grown on MoS2, instead of transferring MoS2 on Al2O3.
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A low Vth of ~ 0.5 V can be obtained for TG FET from Fig.3(b) , indicating superior control capacity of gate voltage to conduction channel. This threshold voltage is the smallest compared with those which can be found or extracted from literatures listed in Table I . Low Vth is essential for low power consumption electron devices, because the real applications as TFTs in OLED displays are operated in "on" state.
The transfer characteristics of the TG MoS2 FET show small shift of Vth (~ 0.3 V), which is comparable to commercially available SiO2 (300 nm) [11] , indicating the creation of electron trapping states at the channel/gate-dielectric interface during the gate voltage scanning can be neglected. An unchanged SS (120 mV/dec) can be also extracted from the transfer characteristics, illustrating a low density of traps at the interface of MoS2/Al2O3. An on-off current ratio with 2×10 5 can be achieved for TG MoS2 FET, which is higher than that of BG MoS2 FET mentioned above, and at the same level compared with those reported in Ref. 17 Table I . The increased μFE can be explicated as follow. Firstly, carrier scattering is effectively suppressed by superior interface properties between the MoS2 channel and the top Al2O3 dielectric. Secondly, the top high-κ dielectric changes the dielectric environment and effectively screens Coulomb scattering [2] , and the charge traps have been screened by higher carrier density resulting from large gate capacitance coupled [6] . Lastly, backside Al2O3 layer improves the mobility by passivation effects [18] . These mechanisms enhance the device performance, indicating that a full encapsulated Al2O3 high-κ dielectric layer is a promising alternative to practical application for top gate multilayer MoS2 FETs. Fig.4 The IDS-VTGS characteristics of TG ML MoS2 FET measured using the VTGS bi-directional sweep and different sweep rates. The inset shows the normalized VTH shift versus the measurement frequency.
The threshold stability of a transistor is a key requirement for use in a wide range of application, and the hysteresis is known to be strongly dependent on the sweep rate and the sweep direction [22] . Fig. 4 illustrates the hysteresis of the TG ML MoS2 FET by measuring the transfer characteristics under bi-directional sweep with various sweep rates of 0.1V/s, 1V/s and 10 V/s, respectively. The change of the VTH versus the measurement frequency is presented as inset in Fig. 4 , where the VTH is normalized by the oxide field factor [23] . The TG ML MoS2 FET exhibits nearly two order of magnitude improvement of the normalized VTH shift compared to that of the exfoliated bare MoS2 transistor [23] , and the comparable VTH shift to the Al2O3-encapsulated CVD-grown device reported by Illarionov et al. [23] . Small VTH shift indicates the creation of electron trapping states at the channel/gate-dielectric interface during the gate voltage sweeping can be neglected.
Conclusion
In summary, multilayer MoS2 field effect transistors with fully encapsulated Al2O3 high-κ dielectric layers as both bottom gate and top gate have been prepared. Enhanced electrical
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performance can be demonstrated by top gate devices eventhough without back gate bias, which show desirable electrical characteristics such as a high on-off current ratio, a small shift of threshold voltage, a low subthreshold swing, and a high field effect mobility, compared with bottom gate transistors. The improved device performance for top gate transistors can be attributed to the novel fully encapsulated Al2O3 architecture. With further optimization of the fully encapsulated Al2O3 dielectric, the top gate/Al2O3/MoS2/Al2O3 integration strategy can be widely applied in low energy consumption electronics.
